The conventional sinusoidal pulse width modulation (SPWM) and the space vector PWM (SVPWM) switching techniques are widely used for power converters due to their ability to control the harmonic content of the output voltage. The most popular PWM techniques used in matrix converters are direct space vector modulation (DSVM) and indirect space vector modulation (ISVM). Since these techniques are complex and difficult to implement, there is demand for a PWM technique with minimum computation to operate matrix converters continuously. In this
Introduction
The matrix converter functions as a direct AC-to-AC converter that interconnects two independent three-phase systems at different frequencies. Mathematical formulation of modulation technique for a matrix converter (MC) through direct transfer function approach was first proposed by Alesina and Venturini [1] . Later, to increase the voltage transfer ratio (VTR), the optimum Alesina Venturini (OAV) method [2] was proposed. A conceptually different fictitious DC link concept [3, 4] was used to decouple the controller into smaller independent modules.
A scalar control algorithm, using max-mid-min pulse width modulation (PWM) technique and rotating space vector, was used to eliminate the common mode voltage and synthesize the outputs of the matrix converter-fed induction machines system. For the modeling, analysis, and control of the MC, a generalized technique using singular value decomposition has been proposed [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] . The decoupling of the MC into a fictitious current source converter and fictitious voltage source inverter is shown in Figures 1a and 1b , respectively.
Mathematical modeling of the proposed decoupled indirect duty cycle PWM
The mathematical modeling of the decoupled indirect duty cycle (DIDC) PWM technique [15] is derived by decoupling modulation matrix (µ) into input and output matrixes, given by Eq. (1). * Correspondence: murugesank@ssn.edu.in 
The input converter is modeled to give the expected input currents at each leg of the converter, given by Eqs.
(2)-(4) as follows:
where I m represents maximum current; I A , I B , and I C represent converter current at each leg; and ω s represents angular frequency. The conduct time for each leg in a given sampling period defines the duty cycle for each leg. This cycle is proportional to the absolute value of the input reference given by Eqs. (5)- (7), and is shown in Figure 2 . 
where D A , D B , and D C are the duty cycles of each leg.
Conduction time for each leg is proportional to the magnitude of the phase voltage at unity power factor. For example, at point Y in Figure 2 , where phase A voltage is maximum, the leg corresponding to phase A conducts for the entire switching period, whereas the legs corresponding to phases B and C conduct for half the switching period. It is observed that the duty cycle of the leg corresponding to phase B reduces progressively, whereas the duty cycle of the leg corresponding to phase C increases progressively. During the X to Z interval, the phase A leg duty cycle is maximum.
The modulation function for each switch is given by Eqs. (8)- (13) .
where µ C Ap , µ C Bp , and µ C Cp are the modulation functions of the positive switches corresponding to phases A, B, and C, respectively; µ C An , µ C Bn , and µ C Cn are the modulation functions of the negative switches corresponding to phases A, B, and C, respectively.
At all points in the XZ region, except for Y where D A is maximum, the input converter does not conduct for a period of (1 -D A )× T S , i.e. all the legs of the converter are turned off for a period of (1 -D max )× T S . Since the algorithm is derived from the assumption that the load is highly inductive, it is necessary to provide a freewheeling path for the inductive load currents. This is achieved by turning on both switches of any one leg of the output converter. This action modifies the modulation function of each switch.
The leg in which both switches are ON for a period of (1 -D max ) × T S is selected based on the common mode voltage reduction rule [9] . The switches in the leg having the minimum duty cycle should be connected to the floating load terminal of the matrix converter during freewheeling. Extending this idea, it can be formulated that in the XY region, both switches of leg C conduct for an additional period of (1 -D A )× T S , since leg C has the minimum duty cycle. Similarly, in the YZ region, both switches of leg B conduct for the same additional period. The duty cycle of switches µ C D min p and µ C D min n in the leg with the minimum duty cycle D min are given by Eqs. (14) and (15) . Figure 3 shows the modified duty cycle of the switches in leg A. When the phase A voltage is minimum, both switches of leg A conduct for an additional period of ( 1 − D B ) in Region 1, where the B-phase voltage is maximum. Similarly, the other phases conduct for an additional period in the other regions. Table 1 gives the input converter's switch modulation function in terms of duty cycle. Figures 4a and 4b show the duty cycle of the positive and negative switches of the input converter, respectively. 
The output converter is modeled to give the expected output phase voltages, as given by Eqs. (16)- (18).
The duty cycles of legs D a , D b , and D c for sinusoidal pulse width modulation (SPWM) and the required constraints are given by Eqs. (19) and (20), respectively.
where i = a, b, or c, and µ I ip and µ I in are the duty cycles of the upper and the lower arm switches, respectively.
The duty cycle of each switch for SPWM [7, [16] [17] [18] is given by Eqs. (21)- (23).
However, the sine PWM method reduces the DC bus utilization to V dc 2 of the phase voltage, which, in turn, reduces the performance of the MC. To increase the DC bus utilization by a factor of
, a third harmonic zero-sequence component is used to modify the duty cycles of the legs in [19] [20] [21] , as given by Eq. (24) .
where Z 3c is the third harmonic zero-sequence component, whose shape and offset is given by Eq. (25):
where K 0 is the ratio between the two zero vectors of the inverter, V 0 and V 7 . The output converter does not conduct current for a period of Z 3c × T s . This means that all the legs are disconnected from the source for a period Z 3c × T s . It is required to provide a freewheeling path to the inductive load currents while turning off the output converter. This is achieved by turning on all the switches in the upper or lower arms of the converter. As the common mode voltage of the MC depends only on the zero vectors of the input converter, the zero vectors of the output converter are not significant enough to reduce the common mode voltage. Hence, for easy digital implementation of zero vectors, the value of K 0 is chosen as 1. This modifies Eq. (25) as Eq. (26):
where µ I max p = max |µ I a , µ I b, µ I c | . Figure 5 shows the duty cycle of the output converter leg. The modified duty cycle of the switches of the output converter is given by Eqs (27)-(29), and its pictorial representation is shown in Figure 6 .
Figures 7a and 7b show the duty cycle of the positive and negative switches of the output converter, respectively. By superimposing the three-phase rectified waveforms |W 123 |, the duty cycle of the negative switch is obtained X X X X X X X X X X
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as shown in Figure 8 . The duty cycle of each switch is the selected portions of the waveforms |W 123 |. Table 2 shows the duty cycle of each switch as a function of the new reference signal |W 123 | in each distinct region.
The extracted duty cycles from different segments of the line voltage at different times are compared with a high-frequency carrier to produce the switching signals for the MC. The extraction of duty cycle and switching signals is performed using a simple op-amp-based analogue circuit, which eliminates the need for a processor and ADC to sense the line voltage for fixing the reference current for the fictitious current source converter.
Analytical treatment of DIDC PWM
With the conventional indirect space vector PWM (ISVPWM) technique, the duty cycles of MCs are computed using the concept of duty cycle sharing (DCS) between output voltage vector (OVV) duty cycle and input current vector (ICV) duty cycle, as stated in the literature [21] [22] [23] [24] [25] .
With the DIDC PWM technique, the matrix converter's ICV and OVV are applied simultaneously for a duration of (pT S , qT S , and rT S ) and (xT S , yT S , and zT S ), as shown in Figure 9a . This shows that duty cycle sharing between all OVVs and the ICV, as in the ISVPWM technique, cannot be achieved with the DIDC PWM technique, which leads to a deterioration of input current and output voltage quality. To overcome the above issue with the DIDC PWM technique, carrier frequency adjustment technique (CFAT) is proposed, where the ICV and OVV are applied simultaneously for a duration of (pT SC , qT SC , and rT SC ) and (xT SI , yT SI , and zT SI ), as shown in Figure 9b , where T SC (f sic = 1/T SC ) and T SI (f soc = 1/T SI ) are the switching period of the converter and inverter, respectively.
Case 1: when n is an integer. n is defined as the ratio between T SI and T SC (T SI = nT SC (or) T SI

= (1/n) T SC ).
The sharing of voltage and current vectors in CFAT is performed using the following expressions:
where for any given i, the duty cycles of the DIDC PWM technique with CFAT are given below:
and
The duty cycles of ISVPWM and DIDCPWM with CFAT were computed for different ratios of T SC and T SI (i.e. for different values of n) in MATLAB. The duty cycle of DIDCPWM with CFAT approximates the duty cycles of ISVPWM technique as n increases. Although the duty cycles of DIDCPWM with CFAT match the duty cycles of ISVPWM as n increases, the total harmonic distortion (THD) is found to be higher due to the frequent switching of the zero vectors.
Case 2: n is a fraction. This case can be divided into the two following subcases.
Case 2a: n is rational fraction.
In cases where n is 1/2, 1/3, 1/4, 1/5, 1/6, . . . , the sharing of voltage and current vectors is similar to Case 1.
Case 2b: n is irrational fraction. Since such analytical treatment is not possible for this case, simulations were performed in Simulink environment, and the THD values were determined for the input current using FFT analysis. For n = 3 / 4 , the THD results were found to be lowest compared to all other cases due to minimum usage of zero vectors.
Carrier frequency adjustment technique
CFAT is proposed to reduce the THD of the MC. The carrier frequency of the input (f s ic ) and output converter (f s oc ) are kept different for CFAT. Figure 10a shows THD of the input current at an output frequency of 20 Hz for f s ic = f s oc . Figure 10b shows the THD of the input current at an output current frequency of 20 Hz for f s ic ̸ = f s oc . It is understood that the input current THD is much higher for the same carrier frequency when f s ic = f s oc than when ( f s ic ̸ = f s oc ). Eq. (31) gives the computation of the THDs for different values of f s ic and f s oc at constant output frequency. 
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where I 1 and I i are the fundamental and ith harmonic components of input current, respectively. Figure 11a gives the THD for various ratios of f s ic to f s oc and load frequencies. Figure 11b gives the plot of THD vs. output load current frequencies for f s ic -to-f s oc ratios of 1:1 and 1:3/4. For the f s ic -to-f s oc ratio of 1:3/4, the THD is found to be 3.14% at different output frequencies, which is within the acceptable limit of 5%. Hence, to improve the THD of the input current for a wide range of output frequencies, the ratio of f s ic -to-f s oc is chosen as 1:3/4. 
Simulations
The performance of the proposed DIDC PWM technique for MC is studied in MATLAB Simulink environment. The simulation parameters are listed in Table 3 . Figures 12a and 12b show the harmonic spectrum of the input currents with and without CFAT, respectively. The harmonic spectrum of the input currents without CFAT has high lower order harmonics, whereas with CFAT they are reduced. A low-pass filter is designed to improve the input current spectrum with 1-kHz cut-off frequency. Figure 13 shows the output current spectrum of the MC when the ratio of f s ic -to-f s oc is 1:3/4 and the THD is found to be 0.56%, which is within the acceptable limit. For a modulation index of 0.75, Figures 12b and 13 show that the input and output current spectrum have a THD of 1.84% and 0.56%, respectively. Figures 14a and 14b show the input and output current waveforms for the unity input power factor, which is nearly sinusoidal. For a lower modulation index, the THD of the input and output currents remains the same. Figures 14c and 14d show the output line and phase voltages, respectively. 
Hardware implementations
A 1.5-kVA prototype MC is developed to test the proposed control algorithms. Figure 15 shows the block diagram of hardware implementation. The prototype consists of a control circuit, a CONCEPT gate driver module (6SD106EI), and an MC module with bidirectional switches (ST Microelectronics-IRFP460). The control circuit consists of an analogue input acquisition board and logic circuits. The logic circuit is implemented using a field programmable gate array (FPGA) board (SPARTEN3E-XC3S500E). The FPGA generates the switching pulses for the MC. The absolute values of the input references are obtained from the analogue acquisition board. This board consists of zero crossing detectors, comparators, and precision rectifiers. The duty cycle information is obtained from the input references. A current sensing circuit is used for determining the direction of the current. The duty cycles are compared with a high-frequency carrier signal to generate the switching of information for the input and output converters, using FPGA.
The experiment was conducted with an input phase voltage of 100 V, switching frequency of 7 kHz, R L = 20 Ω, L L = 21 mH, and a modulation index of 0.75. The MC is used to convert the 50-Hz input voltage into a 25-Hz output voltage. Figure 16 shows the laboratory prototype of the MC. Figure 17 shows the selected waveforms obtained from the experimental setup. These results help to verify the effectiveness of the proposed DIDC PWM technique for MC. Figures 17a and 17b show the filtered input and output currents of the MC, respectively. Figures 17c and 17d show the output line and phase voltages, respectively.
The four-step commutation procedure was implemented to overcome the commutation problem. This technique eliminates the very narrow switching pulses, which leads to the open circuit of the inductive load. In order to overcome this problem, the duty cycles were recalculated by simulation. Figures 14a, 14b , 17a, and 17b show that the input and the output current waveforms for practical implementation deviate from those of the simulation. 
Conclusion
In this paper, DIDCPWM with CFAT has been proposed to eliminate computational complexity for determining the duty cycle without affecting the voltage transfer ratio. It is implemented using a simple analogue circuit, which replaces the need for analogue-to-digital converters (ADCs) and high-speed processors. The DIDC PWM technique showed higher harmonic content in the input current when compared to the ISVM technique. However, the harmonic content of the output voltage did not deviate much. The proposed technique decreases the input current harmonics when the ratio of input-to-output carrier frequency is 1:3/4, improving the quality of the output as much as possible. The efficacy of the proposed algorithm is verified by both simulation and experimental results.
